

Sent to D & I  
July 97




FIG. 1




FIG. 4A<sup>2A</sup>




FIG. 4B<sup>2B</sup>




FIG. 1






FIG. 7A


5A



FROM FIG. 7A



GREATER THAN 50% ACTIVITY



TO FIG. 7C

FIG. 7B





FIG. 70<sup>50</sup>



6  
**FIG. 8**  
DEAD RECKONING RE-SYNC



CUMONCLUDES IT  
MUST ALTER ITS  
DELAY VECTOR TO  
ALLOW THE FARTHEST  
RU'S TO SYNCHRONIZE  
TO THE SAME FRAME  
AS THE NEAREST RU'S  
AND BROADCASTS A  
MESSAGE TO ALL RU'S  
INDICATING WHEN AND  
BY HOW MUCH IT WILL  
ALTER ITS DELAY  
VECTOR



248

EACH RU RECEIVES  
BROADCAST AND  
ALTERS ITS DELAY  
VECTOR BY AMOUNT  
INSTRUCTED AT TIME  
CU ALTERS ITS DELAY  
VECTOR




250

EACH RU REINITIATES  
SYNCHRONIZATION  
PROCESS

7  
FIG. 9


PRECURSOR EMBODIMENT

## ~~RECEIVED~~ DIGITAL MODEM BLOCK DIAGRAM



RU MODERN REFERENCE

FIG. 19








FIG. 13<sup>10</sup>






FIG. 14




FIG. 15






FIG. 16



16  
FIG. 20



PREFERRED TRELLIS ENCODER

FIG. 42

17

MAPPING FOR FALL-BACK MODE - LSB'S





FIG. 43





18  
FIG. 21

CODE	INPHASE	QUADRATURE	
0000	111	111	= -1 -
0001	001	111	= 1 -
0010	001	001	= 1 +
0011	111	001	= -1 +
0100	011	111	= 3 -
0101	001	011	= 1 + 3*
0110	101	001	= -3 +
0111	111	101	= -1 - 3*
1000	011	011	= +3 + 3*
1001	101	011	= -3 + 3*
1010	101	101	= -3 - 3*
1011	011	101	= 3 - 3*
1100	111	011	= -1 + 3*
1101	101	111	= -3 -
1110	001	101	= 1 - 3*
1111	011	001	= 3 +

19  
FIG. 22

INFORMATION  
VECTOR [B]  
FOR EACH  
SYMBOL

ORTHOGONAL  
CODE MATRIX

$$\begin{array}{c} 483 \\ 481 \end{array} \begin{bmatrix} 0 & 1 & 1 & 0 \\ 1 & 1 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 0 & 1 & 0 & 0 \\ \vdots \\ \vdots \end{bmatrix} \times \begin{bmatrix} C_{1,1} & C_{1,2} & \dots & C_{1,144} \\ C_{2,1} & C_{2,2} & \dots & C_{2,144} \\ \vdots & \vdots & & \vdots \end{bmatrix}$$

20A

FIG. 23A

REAL  
PART OF  
INFO  
VECTOR  
[b] FOR  
FIRST  
SYMBOL

REAL  
PART OF  
RESULT  
VECTOR

$$\begin{array}{c} 405 \end{array} \begin{bmatrix} +3 \\ -1 \\ -1 \\ +3 \end{bmatrix} \cdot \begin{array}{c} 407 \\ \begin{bmatrix} 1 & 1 & 1 & 1 \\ -1 & -1 & 1 & 1 \\ -1 & 1 & -1 & 1 \\ -1 & 1 & 1 & -1 \end{bmatrix} \end{array} = \begin{array}{c} 409 \\ \begin{bmatrix} 4 \\ 0 \\ 0 \\ -8 \end{bmatrix} \end{array}$$

$$[b_{\text{REAL}}] \times [\text{CODE MATRIX}] = [R_{\text{REAL}}] = \text{"CHIPS OUT" ARRAY-REAL}$$

20B

FIG. 23B

LSBs y1 y0	PHASE	1+jQ
00	0	3-j
01	90	1+j3
10	180	-3+j
11	-90	-1-j3

MSBs y3 y2	PHASE difference (2nd-1st symbol)	1+jQ WHEN LSB=00	1+jQ WHEN LSB=01	1+jQ WHEN LSB=10	1+jQ WHEN LSB=11
00	0	3-j	1+j3	-3+j	-1-j3
01	90	1+j3	-3+j	-1-j3	3-j
10	180	-3+j	-1-j3	3-j	1+j3
11	-90	-1-j3	3-j	1+j3	-3+j

LSB & MSB FALLBACK MODE MAPPINGS

FIG. 44  
22








FIG. 24

FIG. 25







FIG. 27






29  
FIG. 26



Page 94, Line 8  
Remove ref to






FIG. 24 31





FIG. 20A

TRANSMITTER





FRAME DETECTOR/  
RANGING DETECTOR  
FIG. 38

# GAP ACQUISITION TIMING






FIG. 39 35



36  
FIG. 40



37  
FIG. 41

FINE TUNING  
TO CENTER  
BARKER CODE




FIG. 27<sup>38</sup>






FIG. 28B  
39




FIG. 28C  
40









FIG. 28D  
41





RU RANGING  
FIG. 29








FIG. 31 <sup>48</sup>  
47



CONTENTION RESOLUTION - RU  
USING BINARY STACK

FIG. 33 *49*  
114



RANGING - RU SIDE  
BINARY TREE  
ALGORITHM

FIG. 32

50  
49





FIG. 37

50






FRAME DETECTOR  
FRAME SYNC/KILOFRAME DETECT

FIG. 52

51



STATE MACHINE

FIG. 53

52

# PRECHANNEL EQUALIZATION TRAINING ALGORITHM

RU PICKS CODE #4 OF FIRST 8 ORTHOGONAL CODES AND TRANSMITS ANY BINARY DATA USING CODE 4 TO SPREAD AND USING BPSK MODULATION.

CU CORRELATES RECEIVED SIGNAL AGAINST EACH OF FIRST 8 ORTHOGONAL CODES

IS THE TRANSMITTED DATA FROM THE RU RECOVERED FROM THE CODE #4 CORRELATION PROCESS?

GO BACK TO FINE TUNING PROCESS FOR RANGING AND CENTER BARKER CODE FROM RU

SFT GAIN OF RU XMTR AMPLIFIER TO 1 AND SET GAIN OF CU RCVR G2 AMPLIFIER TO AN APPROXIMATION OF PROPER GAIN FOR CODE 4

ALLOW ADAPTIVE GAIN CONTROL CKT IN CU TO SETTLE IN ON A NEW GAIN LEVEL DURING TRAINING SEQUENCE

SEND CU GAIN SO DERIVED TO RU FOR SETTING GAIN OF RU TRANSMITTER SCALING AMPL. AND SET CU GAIN TO 1

TO FIG. 45B

FIG. 45A

53A

TIME  
ALIGN-  
MENT

POWER  
ALIGNMENT

FIG. 45A

53B

FROM FIG. 45A

UPSTREAM  
EQUALIZATION

CU SENDS MESSAGE TO RU TELLING  
IT TO SEND EQUALIZATION DATA TO  
CU USING ALL 8 OF THE FIRST  
8 ORTHOGONAL CYCLIC CODES  
AND BPSK MODULATION.

RU SENDS SAME TRAINING DATA TO  
CU ON 8 DIFFERENT CHANNELS  
SPREAD BY EACH OF FIRST 8  
ORTHOGONAL CYCLIC CODES.

CU RECEIVER RECEIVES DATA,  
AND FFE 765, DFE 820 AND  
LMS 830 PERFORM ONE ITERATION  
OF TAP WEIGHT (COEFFICIENT)  
ADJUSTMENTS.

TAP WEIGHT (COEFFICIENT)  
ADJUSTMENTS CONTINUE  
UNTIL CONVERGENCE WHEN  
ERROR SIGNALS DROP OFF  
TO NEAR ZERO.

AFTER CONVERGENCE DURING  
TRAINING INTERVAL, CU SENDS  
FINAL FFE AND DFE COEFFICIENTS  
TO RU.

RU SETS FINAL FFE & DFE  
COEFFICIENTS INTO PRECODE  
FFE/DFE FILTER IN  
TRANSMITTER.

CU SETS COEFFICIENTS OF  
FFE 765 AND DFE 820 TO  
ONE FOR RECEPTION OF  
UPSTREAM PAYLOAD DATA.

TO FIG. 45C

FIG. 45B  
538

FROM FIG. 45B

DOWNSTREAM  
EQUALIZATION

1128  
CU SENDS EQUALIZATION TRAINING  
DATA TO RU SIMULTANEOUSLY ON  
8 CHANNELS SPREAD ON EACH  
CHANNEL BY ONE OF THE FIRST  
8 ORTHOGONAL CYCLIC CODES  
MODULATED BY BPSK.

1130  
RU RECEIVER RECEIVES EQUALIZATION  
TRAINING DATA IN MULTIPLE  
ITERATIONS AND USES LMS 830,  
FFE 765, DFE 820 AND DIFFERENCE  
CALCULATION CIRCUIT 832 TO  
CONVERGE ON PROPER FFE AND  
DFE TAP WEIGHT COEFFICIENTS.

1132  
AFTER CONVERGENCE, CPU READS  
FINAL TAP WEIGHT COEFFICIENTS  
FOR FFE 765 AND DFE 820 AND  
LOADS THESE TAP WEIGHT  
COEFFICIENTS INTO FFE/DFE  
CIRCUIT 764; CPU SETS FFE 765  
AND DFE 820 COEFFICIENTS TO  
INITIALIZATION VALUES.

54c  
FIG. 45C

53c

TDMA, STDMA, F  
INVERSE FOURIER  
SCDMA, CDMA OR




FIG. 40


54

The diagram illustrates a receiver system architecture. The process begins with an RF input (1180) entering a DEMODULATOR (1230). The demodulator is connected to a MASTER CARRIER LOCAL OSCILLATOR (1178) and provides a CARRIER REF signal (1182). The output of the demodulator (1232) is fed into an SCDMA DEMULTIPLEXER (1238). This block also receives FRAMING INFORMATION FROM TRANSMITTER (1244) and outputs a signal (1236) to the demodulator. The demultiplexer's output (1240) goes to a DETECTOR (1246). The detector is connected to a MASTER CLOCK TIME BASE (1254) and outputs a signal (1248) to the demultiplexer. The detector's output (1250) is then processed by a DEFRAMER (1252), which produces the final PAYLOAD DATA TO PERIPHERALS (1254). A CPU (1198) is connected to the MASTER CLOCK TIME BASE (1254) and the DETECTOR (1246). The CPU also manages the MASTER CARRIER LOCAL OSCILLATOR (1178) and the SCDMA DEMULTIPLEXER (1238). A GAP MONITOR (1192) is connected to the CPU (1198) and the DETECTOR (1246). The CPU (1198) outputs a signal (1194) to the DETECTOR (1246) and a signal (1196) to the GAP MONITOR (1192). The CPU (1198) also outputs a signal (1192) to the MASTER CARRIER LOCAL OSCILLATOR (1178). The CPU (1198) is connected to a MANAGEMENT AND CONTROL DATA TO TRANSMITTER (1254) and a RECEIVED MANAGEMENT AND CONTROL DATA (1254).

# SIMPLE CD SPREAD SPECTRUM RECEIVER

FIG. 50


۵۱



SIMPLE RU SPREAD SPECTRUM TRANSMITTER

FIG. 56

51  
56



SYNCHRONOUS TDMA SYSTEM

FIG. 54

88  
57



OFFSET	1B ASIC		2A ASIC	
(Chips)	RGSRH	RGSRL	RGSRH	RGSRL
0	0x0000	0x8000	0x0001	0x0000
1/2	0x0000	0xC000	0x0001	0x8000
1	0x0000	0x4000	0x0000	0x8000
-1	0x0001	0x0000	0x0002	0x0000

FIG. 58

## Training Algorithm





FIG. 59

# Initial 2-Step Training Algorithm



2-STEP INITIAL EQUALIZATION TRAINING  
FIG. 60

# EQ Stability Check





FIG. 61

## Periodic 2-Step Training Algorithm




Note:  
 1. For US, use PR instead of CE  
 2. The parameters are:

	DS	US
K1	30	30
K2	20	30
N	5	3
M	3	3

FIG. 62

# RACM Correction




Note:  $Thrld_{amp} = TBD$

$Thrld_{phase} = TBD$

ROTATIONAL AMPLIFIER CORRECTION

FIG. 63

## EQ Convergence Check



Note:  $Thrld_{converge} = 10^{-5}$

FIG. 64

# Power Alignment Flow Chart




FIG. 65





FIG. 66



Total Turn Around (TTA) in frames = Offset

FIG. 67






FIG. 68

Figure 3.1: Frame start propagation along the channel

CONFIDENTIAL

CONFIDENTIAL




FIG. 69

~~Figure 69~~ Control message (downstream) and function (upstream) propagation in a 3 frames TTA channel




FIG. 70




Figure 3-4: Overall view of the CU sensing windows in a "boundless ranging" algorithm

FIG. 71

Chip\FR	1	2	3	4	5	6	7		33
1	0	0	1	0	0	1	1	...	0
2	1	0	0	1	1	1	1	...	
3	0	0	0	1	1	1			
4	0	0	0	1	0	0	0	...	0
5	0	1	0	0	1				
6	0	0	1	1	1				
7	0	0	0	1	1				
8	0	0	0	0	1	0	0	...	

FIG. 72